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1)
The influence of three typical annealing cycles normally used in IGFET processing on as-fabricated and post-irradiated gate oxide defect levels was studied. Thes cycles were: 1) "post-oxidation" for 5 minutes at 1000'C in argon, 2) "post-polysilicon" for 30 minutes at 500'C in forming gas, and 3) "post-metallization" for 30 minutes at 400°C in hydrogen. Gate oxide defects were characterized using optically assisted electron injection of n-channel polysilicon-gated IGFET devices. It was found that the presence or absence of any of the three annealing cycles during processing had no effect on measured interface state and bulk oxide defect levels in the as-fabricated devices. Following exposure to AL K. X-ray radiation, the increase in the number of bulk oxide defects was found to be independent also of the presence or absence of an, of -INDUCED COULOMBIC AND NEUTRAL ELECTRON   TRAPS IN SiO., AND THE  THRESHOLD VOLTAGE SHIFT DEPENDENCE ON OXIDE THICKNESS   CONT FROM  BLOCK 19 the cycles. The interface state density was found to increase only slightly following irradiation, with the smallest increase occurring for devices which had recieved either the post-oxidation or the post-metal anneal. These results may indicate that other high temperature steps which are present in the IGFET processing, as well as the use of different electrode materials than were employed in the earlier studies overshadow the effects of the three annealing cycles studied, and therefore, the entire processing sequence of IGFET fabrication must be considered in determining the factorq which influence gate insulator defect levels and susceptibility to ionizing radiation.
2)
As Insulated Gate Field Effect Transistor (IGFET) dimensions continue to decrease, and fabrication sequences relv increasingly on processes which involve ioniziIg, radiation, it becomes essential to anderstand the radiation-induced threshold voltage shift dependence on gate insulator thickness, since threshold voltage tolerances are required to scale with device dimensions. Unfortunately, the picture that emerges from the literature is unclear in explaining this dependency. In the present studv, n-channel IGFET devices were fabricated with gate insulator thicknesses ranging from 6-50 nm, and were then exposed to Al Ki, X-ray radiation. Gate oxide coulombic defects and neutral electron traps were measured before and after irradiation using optically assisted electron injection. Following irradiation and injection, the measured voltage shifts indicated that the "extrinsic" defects arc localized near, but not at, the Si/SiO 2 interface. It is shown that if the insulator thi-kness is separated into three regions; (1) a region above the extrinsic defect volume in whichAV T is linear in t 9 (2) a region containing all of the extrinsic defects in which CV is quadratic in t , and (3) a region below the extrinsic defect volume close to the S SiO 2 interface in which .V T=0, then theV T vs. t data can be very simply explained. This model is shown to be capable o~xresolving the confusion in the literature surrounding the dependency of '\V on insulator thickness, and of providing a unique and simple meThod for determining the defect centroid in gate insulators.
INTRODUCTION
It is well known that the insulators i insulated field effect transistors (MOSFETs or IGFETs) exhibit electrically active defects. The concentranon of these defects is reported to be processing dependent', and in general the defect concentrations are reported to increase when the insulator is exposed to ioaizng radiation.
In the literature, these defects have been categorized into two groups; interface states and bulk defects.
Interface states, located at the Si/SiO 2 interface by definition, are believed to be the same as the P& centers found using EPR. 4 These states have the effect of lowerng the carier mobility in the channel of an IGFET, which is realized as a degradation in the transconductance, and sub-threshold slope of the device.
Measurements made on metal electroded capacitors have shown that the density of process-induced, "intrimc" interface states can be reduced by annealing at relatively low temperatures (400"C -550"C) in a hydrogen containing ambient atmosphere (e.g., H 2 or forming gas), or in an inert ambient atmosphere such as nitrogen or argon when a metal such as aluminum is present over the oxide. 5 6 It is believed that the interfacial traps caa become electrically inactive when hydrogen, originating from the ambient atmosphere, or from a reaction of the gate metal with water vapor and/or water in the insulators during the annealing cycle, migrates to the Si/SiO 2 interface and binds the dangling silicon bonds at the P 8 centers. In contrast with the effects of low temperature hydrogen annealing on intimic interface state densities, it has been reported that the sensitivity of metal electroded capacitors to radiation-induced "extrinsic" interface state formaton is increased when high temperatume annealing in hydrogen containing ambient atmospheres is included in the fabrication proces.
'
Bulk oxide defects have been categorized into four general types; neutral hole traps (NHT), fixed positive charge (FPC), neutral electron traps (NET) and fixed negative charge (FNC). 9 It was reported about 20 yea -ago that high temperature (600C -1200C) annealing of SiO 2 insulators in inert gas ambient atmospher will reduce the measured levels of fixed charge in Al-gated MOS capacitorL ,/or, annealing cycles, and to measure the ability of annealing treatments to remove defects induced by radiation. For L example. it has been reported that the addition of oxygen into the post-oxidation anneal ambient atnosphere reduces the radiation sensitivity of Al-gated MOS capacitors 12 , but that annealing of dry oxides in pure N 2 at temperatures above 800C results in larger voltage shifts in Al-gied capacor 13 , and polysiicon-gated capacitors 14 following irradiation. It has also been reported that low temperature (450"C) annealing of Al-gazed capacitors in hydrogen containing ambient atmospheres results in larger post-irradiation flaband voltage shifs. 15 However, low temperature (400C) annealing in forming gas (10% HL -90% Ar) following exposure to ionizing radiation has been shown to reduce bulk oxide defects in polysilicon-gated IGFETs, with fixed positi charge being more easily annealed than neutral electron naps and fixed negative charge being more difficult to anneal than either.
9
The present paper is concerned primarily with the role that various annealing cycles which are typically incorporated into the fabrication process of IGFET devices have on the observed defect levels in as-fabricated devices, and in devices subsequently exposed to ionizing radiation, in unbiased polysilicon-gated IGFETs as opposed to biased Al-gated capacitors. Thus, this paper is primarily concerned with IGFET processing-induced defect formation, which includes possible defect formation due to processes which utilize ionizing radiatio e.g. X-ray lithography. It will be shown that some of the annealing cycles which have individually been shown to influence the rad hardness of MOS capacitors essentially have no effect on processing-induced SiO 2 defect formation in IGFETs, perhaps due to the incorporation of other high-temperAnue processes in the fabrication sequence, or because the initial work was done with biased metal-gated capacitors and modem structres employ polysilicon and/or refractory metal or silicide gate electrodes. Thus, the entre process sequence of an IGFEr device must be considered in assessing the factors which govern the initial defect levels and the radiation sensitivity of such devices.
EXPERIMENTAL PROCEDURE
The devices used in this study were n-channel polysilicon gate IGFFrs fabricated on 0.5 ohm-cm (100) p-type silicon wafers. They consist of a large 15 x 10 -4 cm2) enclosed gate insulator area designed specifically for charge injection and radiation damage studies. These devicm have been employed in earlier studieL 3' 9 . The process used to fabricate these devices was essentially "radiation-free'. Only the reactive ion etching of the polysWlicoc gate and the ion implantation for the source and drain regions could be considered possible radiation sources.
The gate insulators were so-called "dry-oxides" grown at 1000C in a 02 -4.5% HC mixture at I
atmosphere to a thicess of 35 urn. All devices were fabricated simultaneously, with processing splits inserted at various annealing cycle steps in the fabrication sequence. The three annealing cycles involved in the splits were: 1) a "post-oxidation anneal" (POA) for 5 minutes at 1000"C in argon, which is performed as a standaid part of the oxidation cycle, 2) a "post-poly anneal" (PPA) for 30 minutes at 500"C in forming gas (8.8% H 2 + 91.2% Ar) which occurs after the dielectric oxide has been deposited over the patterned polysilicon gate electrode but prior to contact hole opening, and 3) a "post-metal anneal" (PMA) for 30 minutes at 400"C in H 2 which is the final processing step. The splits were performed such that one group of wafers received all three of these annealing cycles, another group received none of these cycles, and the other groups received various combinanons of them.
Following a complete characterz.ation of the as-fabricated IGFET devices in terms of their initial I-V curves and defect levels, a single quadrant from one wafer in each processing split was exposed to essentially monochromatic Al Kcz radiation (1.49 keV) in the X-ray generator described in a previous publicatiou. INo gate biasing was used during the irradiation in order to simulate fabication processes in which ionizing radiation was presem. The dose absorbed in the gate insultor was kept constam for all wafers, and was calculated. using the method of reference 17, to be 8.5 x 106 Rads SiO. The dosage was calculated using man 
where So and S' are the initial and post-irradiation subthreshold swings respectively, Ci is the insulator capacitance, and CD is the maximum depletion-layer capacitance. For the 35 om oxides in the present study, Ci was calculated to be 9.86 x 10 F/cm 2 , and using a hole concentration of 2.78 x 1016 cm 3 for the 0.5 ohm-cm p-type substrates, CD was calculated to be 5.48 x 10-1 F/cm 2 at the maximum depletion layer width.
Bulk defect levels were measured before and after irradiaton using a modified version of the optically assisted electron injection technique described in reference 20. 
EXPERIMENTAL RESULTS AND DISCUSSION
(1) Intertace States prior to post metal annealing (groups 5-8 in Table I ) was 84.4 mV/decade and this average value only slightly decreased to 82.6 mV/decade following post metal annealing (groups 1-4 in Table 4 ) If these values are substituted into Eq. 2, where now S' is the swing prior to post-metal annealing, and So is the swing after postmetal annealing (which represents the swing value when there are not a significant number of interface states present), then the initial approximate interface state density at mid-gap prior to post-metal annealing is calculated to be D, = 2 x 1010 cm-2eV " . This value is of the order of the sensitivity of the technique, and therefore indicates that within this sensitivity there is not a significant number of interface states present in any of the wafer groups prior to irradiation. Thus, the presence or absence of any or all of the three annealing cycles indicated has little or no effect on the as-fabricated interface state density.
Immediately following irradiation, and prior to a post-iadialion H 2 annealing cycle to remove radiation damage, dVGIdlID) was seen to only slightly increase for most of the groups, with a noticeable increase occurring for the two groups which did not receive either a post-oxidation anneal, or a post-metal anneal. The average calculated AD, was approximately 3.4 x 10'0 cm eV-1 at mid-gap for the first six groups which incorporated either, or both the post-oxidation annealing cycle and post-metal annealing cycle, and was 7.4 x 1010 cm'2eV-1 for the group which received only the post-poly annealing cycle, and 21.1 x 1010 cm-annealing cycle or the post-metal annealing cycle by itself appears to be capable of reducing the subsequent sensitivity to radiation induced interface state formation to its lowest value. The post-poly annealing cycle by itself also reduces this sensitivity, but not to the extent of the other two cycles. Normally, if ionizing radiation was involved during processing (for example at metal level lithography), then post metal annealing would be employed following the exposure to radiation. In the present study we were interested in determining whether or not enhanced susceptibility to radiation could be correlated to the use or non use of annealing cycles of the three types discussed. It is interesting that contrary to the reports 7 ,8 in which high-temperature H2 annealing was observed to increas the susceptibility to radiation-induced interface state formation, we find that lowtemperature hydrogen annealing somewhat improves radiation sensitivity restance relative to interface states, with no evidence that any degradation occurs.
(2) Bulk Defects Table II (the maximum sensitivity of the measurement technique), indicating that the initial fixed positive charge concentration was less than 0.6 x 1010 cm 2 independent of whether annealing cycles were used or omitted. The initial large neutral electron trap levels were measured to be about 1.8 x 1010 n 2 forall groups which is on the low side for this type of defect
As expected, an increase in these defect levels was observed following irradiation. However, the measured voltage shifts corresponding to these defect levels were essentially the same for all groups, independent of whether the wafers were subjected to any or all of the annealing cycles. The threshold voltage shift values imply that the levels of bulk defects introduced by exposure to 8.5 x 10 6 Rads were approximately 5.7 x 1011 cM 2 for fixed positve charge,9.4 x 1011 cm 2 for neutral electron traps, and 5.4 1_1010 cm " 2 for fixed negative charge. The approximate 5% variation in the threshold shifts from group to group is typical of the variation seen from one irradiation ni to the net.
(3) General Discussion
The above results indicate that the three annealing cycles being studied have little or no effect on the asfabricated interface state and bulk defect levels, no effect on the sensitivity of the IGFETs to radiation induced bulk defect formaton. and only a slight influence on the sensitivity to radiation induced interface state formation. As pointed out, the post metal annealing cycle seems to be useful in reducing contact resistance in lift-off patterned contact bamers and lift-off metal interconnecnons, although annealing in hydrogen is not oecessary for this beneficial effect to be realid. Yet, as mentioned earlier, these types of annealing cycles by themselves were reported to influence defect levels in MOS capacitors. The difference in the results may be attibutable to the differences in processing of the earlier and present devices, as well as to the difference in gae electrode materials employed. Capacitor processing typically only involves oxidation, annealing (optional), metallization and patterning, and possible post-metal annealing. Thus, the addition oz subtraction of a particular ammaling cycle is a major event which may have noticeable effects on oxide defect levels. On the other haNd,
IGFET processing is much more involved, typically incorporating 100 or more processing steps. It is theref-re possible that other processing steps influence the oxide defect levels to a degree which overshadows the influence of the three annealing cycles studied. In the fabrication sequence used in the present study, the following high-temperature processes following the gate oxidation represent normal parts of our proces sequence:
1.
Doping of the polysilicon gate to lower sheet resistame (900"C for 22 minutes in a POC + Ar ambient atmosphere)
2. "Re-oxidation" of the poLysilicon gate and sou=edrain negiom (850"C for 30 minutes in a steam H20 ambient atmosphere)
3.
Doping of the dielectric LPCVD oxide layer for step coverage consideratiom In essence, all four of the above processing steps also contribute to post-oxidation annealing, even though they are designed and required for other device considerations. From the results presented. it can be surmised that this combination of processing steps is sufficient in reducing initial oxide defects and radiation snsirivity to the values that were measured. It is also the case, as pointed out, that we used a polysilicon gate technology whereas previous reports were based on metal gaze capacitors only. Furthermore, most studies of MOS capacitors, including those referenced earlier, employ biasing during irradiation. It is not biowt, whether irradiation in the "floanng" condition that we employed in order to simulate process induced radiation behavior would also affect the lack of significant differences due to the three annealing cycles studied.
It should be pointed out that had ionizng radiation been introduced into the process after the high temperaure steps mentioned above, then as mentioned the post metal annealing cycle would exert significant
Lnfluence on the residual defect levels as shown in reference 9. Examples of such a situation would include X.
ray or electron beam lithography of contact and metal levels, and electron beam metallization.
CONCLUSIONS
The effects of "normal" processing annealing cycles (post-oxidation, post-polysilicon, and postmet2alhation) on initial and radiation induced gate insulator defect levels in IGFET devices was studied.
Although similar cycles have been reported previously to reduce SiO, defect levels in MOS capacitors, it was found in the present study that they had little or no effect on the initial interface state and bulk oxide defect densities in the IGFET devices. Also, the annealing cycles had little or no effect on the sensitivity of the devices to radiation induced bulk defect formation A slight influence on the susceptibility of completely fabricated devices to radiation induced interface state formation was observed, and it was found that either the postoxidation annealing cycle or the post-metal annealing cycle alor-', was capable of reducing the susceptibility to its lowest value. The presence of the post-poly annealing cycle by itself in the process also reduced the number of interface states produced subsequently by exposure of the devices to ionizing radiation, but not to the extent of the other two cycles. In lift-off processing the post metal annealing cycle, while not affecting insulator defect levels, was found useful for minimizing contact resistance problems.
TMr difference in the effect of these annealing cycles on MOS capactors and IGFET devices is not surprising when the entire processing sequence is considered. Several high temperature processes present in IGFET fabricatton, but not in MOS capacitor fabrication (for example, source-drain annealing and impuriy activation) contribute to post-oxidation annealing and overshadow the effects of the three annealing cycles studied. In addition, different electrode processes were employed in the earlier work than are used today. Thus the entire processing sequence of IGFET fabrication must be considered in determining the factors which influence gate isulator defect levels and susceptibility to ionizing radiation. In light of the re.slts presented in this paper, it is also obvious that the value of the three annealing cycles studied must be reconsidered since they add additional expense, impact the thermal budget, and can possibly contrbute to yield loss in an IGFET fabrication process. Perhaps the most signifcant conclusion that can be drawn, is that capacitor behavior is probably not representative of what the full transistor behavior is likely to be, and correlations must be treated as suspect unless direct comparison data exists to demonstrate the validity of such correlation. Table 1 . Initial and post-irradiated subtbreshold inverse slopes and the calculated change in mean interface state density for the various wafer groups. POA = post-oxidation anneal (5 minutes at 1000"C in argon), PPA = post-poly anneal (30 minutes at 500"C in forming gas), and PMA = post-metal anneal (30 minutes at 400"C in hydrogen). The radiation used was Al Kot X-rays to a dose of 8. Table I . Initial and post-imdiated threshold voltages, Vy, and threshold voltage shifts associated with fixed positive charge, AVr(FPC), neutral electron traps, AVT(NET), and fixed negative charge, AVr(FNC), for the various wafer groups. POA = post-oxidation anneal (5 minutes at 1000"C in argon), PPA = post-poly anneal (30 minutes at 500*C in forming gas), and PMA = post-metal anneal (30 minutes at 400"C in hydrogen). The radiation used was Al Ka X-rays to a dose of 8. 
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